

FIG. 3




FIG. 4


IMP	EDAN	CE CODE	OPERATING BUFFERS		DQ
I	C1	IC0		IMPEDANCE	
	0	0	NONE	0	8
	0	1	100~102	3	R
	1	0	110~122	6	R/2
	1	1	100~122	9	R/3


FIG. 5

SLE	W RATE C	ODE	PMOS WHICH	ON RESISTANCE	OUTPUT SLEW RATE	
SR<2>	SR<1>	SR<0>	ARE ON STATE	OF PRE BUFFERS		
1	1	1	40~42	SMALL	BIG	
1	1	0	40,41	A	A	
1	0	1	40,42			
1	0	0	40			
0	1	1	41,42			
0	1	0	41		V	
0	0	1	42	BIG	SMALL	
0	0	0	NONE	∞(PROHIBIT)	_	

FIG. 6

BUFFER GROUPS CONTROLLED BY SLEW RATE	IMPEDANCE CODE COMBINATION (IC1,IC0)					
	0,0	0,1	1,0	1,1		
20	8	3*R	1.5*R	R		
21	8	3*R	1.5*R	R		
22	∞	3*R	1.5*R	R.		
TOTAL	∞	R	R/2	R/3		









FIG. 10








FIG. 12





FIG. 13








FIG. 15








FIG. 18




FIG. 19




FIG. 20




FIG. 21




FIG. 22




FIG. 23





FIG. 24








FIG. 26








FIG. 29







FIG. 30










FIG. 34





FIG. 35






FIG. 37





FIG. 38











FIG. 40
















FIG. 46




FIG. 47

